Found 23 results
Author Title [ Type(Asc)] Year
Filters: Author is Castells-Rufas, D  [Clear All Filters]
Conference Proceedings
J. Joven, Font-Bach, D., Castells-Rufas, D., Martínez, R., Terés, L., and Carrabina, J., xENoC - An eXperimental Network-on-Chip Environment for parallel distributed computing on NoC-based MPSoC architectures, 16th Euromicro Int. Conf. on Parallel, Distributed and network-based Processing (PDP’08). Toulouse, Francia, 2008.
D. Castells-Rufas, Morugó, A., and Carrabina, J., Traducción automática de JHDL a VHDL, VI Jornadas de Computación Reconfigurable y Aplicaciones. JCRA 2006. Cáceres, 2006.
L. Ribas-Xirgo, Castells-Rufas, D., Montón, M., and Carrabina, J., A Rapid Sorting Unit based on Programmable Shifting Register Files, XX Conference on Design of Circuits and Integrated Systems. (DCIS). Lisboa, 2005.
J. Joven, Angiolini, F., Castells-Rufas, D., and Carrabina, J., QoS-ocMPI: QoS-aware on-chip Message Passing Library for NoC-based Many-Core MPSoCs., PMEA. Viena, Austria, 2010.
J. Carrabina, Ribas, L., Portero, A., Martínez, R., Castells-Rufas, D., Puig-Fargas, R., and Serra, M., Plataformes de Prototipatge Ràpid, I Jornades de Codisseny Hardware Software. 2003.
E. Fernández-Alonso, Risueño, S., Castells-Rufas, D., Joven, J., and Carrabina, J., Multiprocesador de 16 núcleos soft-core con arquitectura NoC., JCRA 2010. Valencia, Spain, 2010.
D. Castells-Rufas, Joven, J., Risueño, S., Fernández-Alonso, E., Carrabina, J., William, T., and Mix, H., MPSoC Performance Analysis with Virtual Prototyping Platforms., PSTI 2010 . San Diego, USA. , 2010.


Campus d'excel·lència internacional U A B