Publicacions

Found 124 results
Author [ Title(Desc)] Type Year
Filters: Author is Carrabina, J.  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
A
F. Calmon, Fathallah, M., Viverge, P. J., Gontrand, C., Carrabina, J., and Foussier, P., A-13 FPGA and Mixed FPGA-DSP Implementations of Electrical Drive Algorithms Field-Programmable Logic and Applications., Lecture Notes in Computer Science Springer-Verlag Heidelberg, 2002.
J. Carrabina and Casalprim, M., A-2 Diseño de un CI para mando a distancia, Mundo Electrónico, vol. 195, pp. 122-125, 1989.
N. Avellana, Garrido, F., Carrabina, J., Valderrama, E., and Gómez, P., A-3 Implementación VLSI de un modelo coclear, Informática y Automática. , vol. 25, pp. 42-50, 1992.
B. Martínez, Tarruella, I., Castells-Rufas, D., and Carrabina, J., Adaptación de un Driver WLAN Linux a la Arquitectura NIOS-Avalon, FPGAs: COMPUTACIÓN Y APLICACIONES . 2004.
E. Cespedes-Borras, Rodriguez-Alsina, A., Carrabina, J., and Serrano, J., Adding Tags to Courses to Improve Evaluation - A Multiplatform LCMS Approach that Allows Multidimensional Analysis, in International Conference on Computer Supported Education (CSEDU), Lisbon, Portugal, 2009, pp. 92-97.
G. Talavera, Jayapala, M., Carrabina, J., and Cathoor, F., Address Generation Optimization for Embedded High-Performance Processors: A Survey, Journal of Signal Processing Systems for Signal Image and Video Technology (formerly the Journal of VLSI Signal Processing Systems for Signal Image and Video Technology), 2008.
M. Moreno-Berengue, Talavera, G., Rodriguez-Alsina, A., and Carrabina, J., Address generation unit for multimedia applications on application specific instruction set processors, 6th Annual Conference of the IEEE Industrial Electronics Society. IECON-2010. Phoenix, Arizona, USA, 2010.

Pages

Campus d'excel·lència internacional U A B