F. J. Veredas and Carrabina, J.,
“Power Dissipation Impact of the Technology Mapping Synthesis on Look-up Table Architectures”,
Proc. 15th International Workshop PATMOS 2005, vol. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. . Leuven, 2005.