J. Riera, Ribas, L., Velasco, A. J., and Carrabina, J.,
“Deriving Cost Functions from Cell Libraries and Real IC's to real Area-Power-Delay Trade-off in Early Stages of Logic Synthesis.”,
Journal of Systems Architecture , vol. 43 , pp. 119-122, 1997.
J. Ordeix, Parés, S., Martí, P., and Carrabina, J.,
“Descodificador convolucional a partir de l'algorisme de Viterbi”,
I Jornades de Codisseny Hardware Sofware , vol. 26-27. 84-688-2562-X, ISBN, 2003.
A. Errachid, Merlos, A., Bausells, B., and Carrabina, J.,
“Development of ISFET in a commercial CMOS technology.”,
Química analítica 1999, vol. 18, pp. 62-64, 1999.