J. Riera, Ribas, L., Velasco, A. J., and Carrabina, J.,
“Deriving Cost Functions from Cell Libraries and Real IC's to real Area-Power-Delay Trade-off in Early Stages of Logic Synthesis.”,
Journal of Systems Architecture , vol. 43 , pp. 119-122, 1997.