Publicacions

Found 124 results
Author [ Title(Desc)] Type Year
Filters: Author is Carrabina, J.  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
P
C. Ochando and Carrabina, J., Plataforma Reconfigurable para Aplicaciones de Visión con Control por Línea de Potencia, FPGAs: COMPUTACIÓN Y APLICACIONES . 2004.
J. Carrabina, Ribas, L., Portero, A., Martínez, R., Castells-Rufas, D., Puig-Fargas, R., and Serra, M., Plataformes de Prototipatge Ràpid, I Jornades de Codisseny Hardware Software. 2003.
A. Rodriguez-Alsina, Moreno-Berengue, M., Cespedes-Borras, E., and Carrabina, J., Platform-independent Web-Based iTV Services Through DVB-PCF Transcoding, in IEEE IC-BNMT2009, Beijin, China, 2009.
A. Lambrechts, Raghavan, P., Leroy, A., G., T., Vander, T., Jayapala, M., Cathoor, F., Verkest, D., Deconinck, G., Corporaal, H., and Carrabina, J., Power Breakdown Analysis for a Heterogeneous NoC Platform Running a Video Application, Proc. of IEEE 16th Int. Conference on Application-specific Systems, Architectures and Processors - ASAP 2005. Samos, Greece, 2005.
F. J. Veredas and Carrabina, J., Power Dissipation Impact of the Technology Mapping Synthesis on Look-up Table Architectures, Proc. 15th International Workshop PATMOS 2005, vol. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. . Leuven, 2005.
F. J. Veredas and Carrabina, J., Power Dissipation Impact of the Technology Mapping Synthesis on FieldProgrammable Gate Arrays, V Jornadas de Computación Reconfigurable y Aplicaciones. JCRA 2005. Integrado en CEDI2005. Granada, 2005.
G. Talavera, Portero, A., Raghavan, P., Jayapala, M., Carrabina, J., and Cathoor, F., Power exploration and address generation optimization of multimedia applications on VLIW processors, Planned for re-submission to the IEEE Transactions on Image Processing, Submitted.

Pages

Campus d'excel·lència internacional U A B