A. Rodriguez, Carrabina, J., and Teruel, E.,
“Caracterització de plataformes HW-SW per a interactivitat en Televisió Digital amb MHP”, in
IEnter Conference, Jornades sobre entreteniment audiovisual interactiu, Barcelona, Spain, 2008.
J. Riera, Ribas, L., Velasco, A. J., and Carrabina, J.,
“Deriving Cost Functions from Cell Libraries and Real IC's to real Area-Power-Delay Trade-off in Early Stages of Logic Synthesis.”,
Journal of Systems Architecture , vol. 43 , pp. 119-122, 1997.
L. Ribas, Castells-Rufas, D., and Carrabina, J.,
“A Linear Sorter Core based on a Programmable Register File”,
Proc. of XIX Conference on Design of Circuits and Integrated Systems. Bordeaux, France , 2004.