Found 124 results
Author Title [ Type(Desc)] Year
Filters: Author is Carrabina, J.  [Clear All Filters]
Conference Proceedings
A. Portero, Pla, R., Rodriguez-Alsina, A., and Carrabina, J., NoC Design of a Video Encoder in a Multiprocessor System on Chip Solution, The 17th International Conference on Microelectronics. ICM 2005. Islamabad, 2005.
A. Portero, Talavera, G., Montón, M., Martínez, B., and Carrabina, J., NoC System for MPEG-4 SP using heterogeneous tiles, XXI Conf. Design of Circuits and Integrated Systems. Barcelona, 2006.
(eds.)D. Castells-Rufas, Joven, J., Risueño, S., Fernández-Alonso, E., and Carrabina, J., NocMaker: A cross-platform open-source design space exploration tool for networks on chip, INA-OCMC Workshop. Paphos, Cyprus , 2009.
C. Ochando and Carrabina, J., Plataforma Reconfigurable para Aplicaciones de Visión con Control por Línea de Potencia, FPGAs: COMPUTACIÓN Y APLICACIONES . 2004.
J. Carrabina, Ribas, L., Portero, A., Martínez, R., Castells-Rufas, D., Puig-Fargas, R., and Serra, M., Plataformes de Prototipatge Ràpid, I Jornades de Codisseny Hardware Software. 2003.
A. Lambrechts, Raghavan, P., Leroy, A., G., T., Vander, T., Jayapala, M., Cathoor, F., Verkest, D., Deconinck, G., Corporaal, H., and Carrabina, J., Power Breakdown Analysis for a Heterogeneous NoC Platform Running a Video Application, Proc. of IEEE 16th Int. Conference on Application-specific Systems, Architectures and Processors - ASAP 2005. Samos, Greece, 2005.
F. J. Veredas and Carrabina, J., Power Dissipation Impact of the Technology Mapping Synthesis on Look-up Table Architectures, Proc. 15th International Workshop PATMOS 2005, vol. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. . Leuven, 2005.


Campus d'excel·lència internacional U A B