F. J. Veredas and Carrabina, J.,
“Power Dissipation Impact of the Technology Mapping Synthesis on Look-up Table Architectures”,
Proc. 15th International Workshop PATMOS 2005, vol. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. . Leuven, 2005.
M. Serra, Martí, P., and Carrabina, J.,
“Rapid prototyping with the visual data environment of an OFDM WLAN System ”,
International Symposium on Microtechnologies for the New Millenium 2005 , vol. Proc. SPIE. VLSI Circuits and Systems II. . Sevilla, 2005.